Amendments to the Claims

Please amend claims 1, 10 and 20. The currently pending claims after amendment are listed below.

- 1 1. (Currently Amended) A digital data processing device, comprising: 2 instruction logic which selects and decodes instructions for execution; 3 execution logic which executes instructions; 4 a first cache for temporarily storing data, said first cache comprising a plurality of banks, 5 each bank containing at least one respective access port for accessing data in the bank; and 6 wherein at least some said instructions, when executed by said execution logic, access said 7 first cache to perform at least one of: (a) reading data from said first cache, and (b) writing data to 8 said first cache, and wherein a respective bank predict value is associated with each of said at 9 least some instructions accessing said first cache, each said bank predict value predicting a bank 10 of said first cache to be accessed by its associated instruction; and 11 wherein said instruction logic selects, from among a set of multiple instructions eligible to 12 execute by said execution logic, a subset of multiple instructions for concurrent execution 13 by said execution logic, said instruction logic using said bank predict values of said instructions to
 - 2. (Original) The digital data processing device of claim 1, further comprising a second cache for temporarily storing data, wherein said second cache stores instructions executable by said execution logic and said first cache stores data other than instructions, and wherein said bank predict values are stored in said second cache.

select multiple instructions which access said first cache for concurrent execution inclusion in

(Original) The digital data processing device of claim 1, wherein each said bank of said
first cache contains a plurality of read ports and at least one write port.

Docket No.: ROC920030202US1

Serial No.: 10/829,621

said subset.

14

15

1

2

3

4

1 4. (Original) The digital data processing device of claim 1, 2 wherein a respective confirmation value is associated with each said instruction with which 3 a bank predict value is associated, each confirmation value reflecting a degree of confidence in 4 the respective bank predict value; and 5 wherein said instruction logic uses both said bank predict values and said confirmation 6 values of said instructions to select multiple instructions which access said first cache for 7 concurrent execution. 1 5. (Original) The digital data processing device of claim 4, 2 wherein said digital data processing device dynamically maintains said confirmation 3 values. 1 6. (Original) The digital data processing device of claim 5, 2 wherein each said confirmation value is a counter which is incremented for each correct 3 bank prediction and decremented for each incorrect bank prediction. 7. 1 (Original) The digital data processing device of claim 1, further comprising: 2 feedback logic which maintains bank prediction history data in a form accessible to a 3 programmer, said bank prediction history data recording the performance of bank predictions by 4 said bank predict values during execution of a computer program. 8. 1 (Original) The digital data processing device of claim 1,

wherein said instruction logic concurrently selects and decodes instructions for execution

Docket No.: ROC920030202US1

from a plurality of threads.

Serial No.: 10/829,621

2

3

1	9. (O	riginal) The digital data processing device of claim 1,
2	wh	erein said digital data processing device is implemented in a single semiconductor chip.
1	10. (O	riginal) A computer system, comprising:
2	a n	nemory;
3	at l	least one processor, said processor communicating with said memory over at least one
4	communi	cations path, said processor including instruction logic for selecting and decoding
5	instruction	ns for execution, and execution logic for executing instructions
6	a fi	irst cache coupled to said processor and temporarily storing data from said memory, said
7	first cache	e comprising a plurality of banks, each bank containing at least one respective access
8	port for accessing data in the bank; and	
9	wh	erein at least some said instructions, when executed by said execution logic, access said
10	first cache to perform at least one of: (a) reading data from said first cache, and (b) writing data to	
11	said first o	cache, and wherein a respective bank predict value is associated with each of said at
12	least some	e instructions accessing said first cache, each said bank predict value predicting a bank
13	of said fir	est cache to be accessed by its associated instruction; and
14	wh	erein said instruction logic selects, from among a set of multiple instructions eligible to
15	execute b	y said execution logic, a subset of multiple instructions for concurrent execution by said
16	execution	logic, said instruction logic using said bank predict values of said instructions to select
17	multiple i	nstructions which access said first cache for concurrent execution in said
18	subset.	
1	11. (O	riginal) The computer system of claim 10, further comprising a second cache for
2	temporari	ly storing data, wherein said second cache stores instructions executable by said
3	processor and said first cache stores data other than instructions, and wherein said bank predict	
4	values are	e stored in said second cache.

Docket No.: ROC920030202US1

Serial No.: 10/829,621

- 1 12. (Original) The computer system of claim 10, wherein each said bank of said first cache
- 2 contains a plurality of read ports and at least one write port.
- 1 13. (Original) The computer system of claim 10,
- wherein a respective confirmation value is associated with each said instruction with which
- a bank predict value is associated, each confirmation value reflecting a degree of confidence in
- 4 the respective bank predict value; and
- 5 wherein said instruction logic uses both said bank predict values and said confirmation
- 6 values of said instructions to select multiple instructions which access said first cache for
- 7 concurrent execution.
- 1 14. (Original) The computer system of claim 13,
- wherein said computer system dynamically maintains said confirmation values.
- 1 15. (Original) The computer system of claim 14,
- wherein each said confirmation value is a counter which is incremented for each correct
- 3 bank prediction and decremented for each incorrect bank prediction.
- 1 16. (Original) The computer system of claim 10, further comprising:
- 2 feedback logic which maintains bank prediction history data in a form accessible to a
- 3 programmer, said bank prediction history data recording the performance of bank predictions by
- 4 said bank predict values during execution of a computer program.
 - 17. (Original) The computer system of claim 10,
- wherein said instruction logic concurrently selects and decodes instructions for execution
- 3 from a plurality of threads.

1

Docket No.: ROC920030202US1

Serial No.: 10/829,621

1 18. (Original) The computer system of claim 10,

wherein said computer system comprises a plurality of caches at different cache levels, said
first cache being at a level closest said processor.

19. (Original) The computer system of claim 10,

wherein said computer system comprises a plurality of said processors, each processor being coupled to a respective first cache, and wherein said bank predict values associated with instructions are maintained in a location accessible to each of said plurality of processors.

20. (Currently Amended) A digital data processing device, comprising:

a cache for temporarily storing data, said cache comprising a plurality of banks, each bank containing at least one respective access port for accessing data in the bank;

execution logic for executing multiple instructions concurrently;

instruction logic for selecting and dispatching , in each of multiple execution dispatch cycles, a respective sets subset of instructions which can be concurrently executed without conflict by said processing device for concurrent execution, each said subset of instructions being selected from among a respective set of instructions eligible for execution dispatch, wherein for at least some said respective sets of instructions eligible for execution dispatch, the corresponding subset of instructions selected for concurrent execution is smaller than the respective set of instructions eligible for execution dispatch, wherein at least some of said instructions access said cache, said instruction logic using a respective bank predict value associated with at least some instructions accessing said cache to predict select instructions for inclusion in said subsets by predicting whether multiple instructions accessing said cache can be concurrently executed without conflict by said processing device, each respective said bank predict value predicting a bank of said cache to be accessed by its associated instruction.

Docket No.: ROC920030202US1

Serial No.: 10/829,621